基于FPGA的高精度数据采集卡设计
详细信息 本馆镜像全文    |  推荐本文 | | 获取馆网全文
摘要
针对以往采用MCU设计实现的数据采集卡速度低、容量小,无法胜任一些实时性高、数据量大的数据采集要求,本文采用CPLD和DSP进行信道前端处理,以FPGA为采集的核心控制芯片并用于参数的存储与读写,设计了一种快速、高精度数据采集卡。在FPGA内部实现了133MHz的PCI总线,无需专用接口芯片,简化了电路设计,提高了系统的稳定性。实验表明,数据采样率最高可达20MSps,而且具有功耗低、稳定性高、可以进行多通道扩展的特点。
The past design using single MCU to achieve data acquisition can not meet the data collection requirements in the case of high Real-time and large data capacity, for its low speed card and small capacity. Based on that we used CPLD and DSP as the channel of front-end processing, FPGA as the main control chip and the memory and read-write of the parameters and designed a fast high precision data acquisition card in the paper. We designed 133 MHz PCI bus in the FPGA. This design has the advantage of no special interface chip, simplifying the circuit and increasing the system stability. The experiment indicates that the speed of the card is high to 20 MSps, and it has the feature of low power supply, high stability and the multi-channel extended.
引文
[1]周振安,范良龙.数据采集系统的设计与实践[M].北京:地震出版社,2005.
    [2]张雄伟,陈亮,徐光辉.DSP芯片的原理与开发应用[M].北京:电子工业出版社,2003.
    [3]TMS320F2810,TMS320F2811,TMS320F2812TMS320C2810,TMS320C2811,TMS320C2812.Digital Signal Processors Data Manual,Texas Instruments[Z].2003.
    [4]刘皖,何道君,谭明.FPGA设计与应用[M].北京:清华大学出版社,2006.

版权所有:© 2023 中国地质图书馆 中国地质调查局地学文献中心