用户名: 密码: 验证码:
基于线下估计和线上补偿的时间交错采样ADC失配误差补偿方法
详细信息    查看全文 | 推荐本文 |
  • 英文篇名:Method for Compensating Distortion Created by Mismatch Errors in Time-interleaved ADCs Based on Offline Estimation and Online Correction
  • 作者:邹应全 ; 吴太龙 ; 彭榆淞 ; 孙一航 ; 刘宜罡 ; 张翠芳
  • 英文作者:ZOU Yingquan;WU Tailong;PENG Yusong;SUN Yihang;LIU Yigang;ZHANG Cuifang;School of Information Science and Technology, Southwest Jiaotong University;
  • 关键词:模数转换器 ; 时间交错采样 ; 失配误差 ; 补偿结构 ; 定点运算
  • 英文关键词:Analog-to-Digital Converter;;Time-interleaved sampling;;Mismatch errors;;Compensation structure;;Fixed-point algorithm
  • 中文刊名:DZYX
  • 英文刊名:Journal of Electronics & Information Technology
  • 机构:西南交通大学信息科学与技术学院;
  • 出版日期:2018-10-26 16:52
  • 出版单位:电子与信息学报
  • 年:2019
  • 期:v.41
  • 语种:中文;
  • 页:DZYX201901032
  • 页数:7
  • CN:01
  • ISSN:11-4494/TN
  • 分类号:231-237
摘要
该文提出一种改进的时间交错采样模数转换器(TIADC)失配误差补偿方法。系统通过误差参数和简化的拉格朗日插值算法分别实现了对偏置、增益的失配误差补偿和采样时间的失配误差补偿。该补偿方法在FPGA中采用低复杂度的定点运算实现,在TIADC硬件平台中实现了对多通道ADC采样数据的线上校正。实验结果表明:所提改进方法在仿真环境下使无杂散动态范围提升了51 dB,并且在硬件实现过程中使SFDR优化达45 dB。在保持失配误差估计精度和补偿效果优良的前提下,该方法不仅降低了算法的计算复杂度,而且该补偿结构不受TIADC通道数目的限制。
        A improved method is proposed for compensating the distortion created by mismatches in Time-Interleaved Analog-to-Digital Converters(TI ADCs). The error compensation of offset and gain is realized byerror parameters, and the error compensation of sampling time is realized by the simplified Lagrangeinterpolation algorithm. The compensation method is implemented in FPGA with the low complexity of fixed-point algorithm, and the online calibration of multi-channel ADC sampling data is implemented in the TIADChardware platform. The experimental results show that the proposed method improves the Spurious-FreeDynamic Range(SFDR) of sampling data up to 51 dB in the simulation environment, and optimizes the SFDRup to 45 dB in the process of hardware implementation. Under the premise of maintaining the error estimationprecision and compensation effect, this method not only reduces the computational complexity of the algorithm,but also the compensation structure is not limited by the number of TIADC channels.
引文
[1]BLACK W C and HODGES D A.Time interleaved converter arrays[J].IEEE Journal of Solid-State Circuits,1980,15(6):1022-1029.doi:10.1109/JSSC.1980.1051512.
    [2]PETRAGLIA A and MITRA S K.Analysis of mismatch effects among A/D converters in a time-interleaved waveform digitizer[J].IEEE Transactions on Instrumentation and Measurement,1991,40(5):831-835.doi:10.1109/19.106306.
    [3]KUIOSAWA N,KOBAYASHI H,MARUYAMA K,et al.Explicit analysis of channel mismatch effects in timeinterleaved ADC systems[J].IEEE Transactions on Circuits and Systems I,Fundamental Theory and Applications,2001,48(3):261-271.doi:10.1109/81.915383.
    [4]VOGEL C.The impact of combined channel mismatch effects in time-interleaved ADCs[J].IEEE Transactions on Instrumentation and Measurement,2005,54(1):415-427.doi:10.1109/TIM.2004.834046.
    [5]LOONEY M.Advanced digital post-processing techniques enhance performance in time-interleaved ADC systems[OL].http://www.analog.com/cn/analog-dialogue/articles/advanced-digital-post-processing-techniques.html,2017.1.
    [6]BONNETAT A,HODE J M,FERRE G,et al.An adaptive all-digital blind compensation of dual-TIADC frequency response mismatch based on complex signal correlations[J].IEEE Transactions on Circuits and Systems II,Express Briefs,2015,62(9):821-825.doi:10.1109/TCSII.2015.2435611.
    [7]BONNETAT A,HODE J M,FERRE G,et al.Correlationbased frequency-response mismatch compensation of quadTIADC using real samples[J].IEEE Transactions on Circuits and Systems II,Express Briefs,2015,62(8):746-750.doi:10.1109/TCSII.2015.2433472.
    [8]ELBORNSSON J,GUSTAFSSON F,and EKLUND J E.Blind equalization of time errors in a time-interleaved ADCsystem[J].IEEE Transactions on Signal Processing,2005,53(4):1413-1424.doi:10.1109/TSP.2005.843706.
    [9]LIU Sujiang,CUI Jiashuai,MA Haixiao,et al.Blind timing error estimation based on the phasic relationship between nonoverlapping frequency points in time-interleaved ADCs[C].IEEE International Conference on Solid-State and Integrated Circuit Technology,Guilin,China,2014:1-3.doi:10.1109/ICSICT.2014.7021586.
    [10]张尚良,邹月娴.TIADC高速数据捕获和时间失配补偿的FPGA实现[J].数据采集与处理,2011,26(5):601-608.doi:10.3969/j.issn.1004-9037.2011.05.019.ZHANG Shangliang and ZOU Yuexian.FPGAimplementation of data acquisition and timing mismatch compensation for TIADC system[J].Journal of Data Acquisition&Processing,2011,26(5):601-608.doi:10.3969/j.issn.1004-9037.2011.05.019.
    [11]刘洋,刁节涛,王义楠,等.交错采样技术中的失配误差建模与估计[J].仪表技术与传感器,2015,12:132-135.doi:10.3969/j.issn.1002-1841.2015.12.039.LIU Yang,DIAO Jietao,WANG Yinan,et al.Modeling and identification of channel mismatches in time-interleaved technique[J].Instrument Technique and Sensor,2015,12:132 -135.doi:10.3969/j.issn.1002-1841.2015.12.039.
    [12]SEO M,RODWELL M,and MADHOW U.Generalized blind mismatch correction for two-channel time-interleaved ADCs[C].IEEE International Conference on Acoustics,Speech and Signal Processing,Honolulu,Hawaii,USA,2007,vol.3:1505-1508.doi:10.1109/ISCAS.2007.378233.
    [13]SCHMIDT C A,COUSSEAU J E,FIGUEROA J L,et al.Efficient estimation and correction of mismatch errors in time-interleaved ADCs[J].IEEE Transactions on Instrumentation and Measurement,2016,65(2):243-254.doi:10.1109/TIM.2015.2490378.
    [14]ZOU Yuexian,ZHANG Shangliang,LIM Yongching,et al.Timing mismatch compensation in time-interleaved ADCs based on multichannel Lagrange Polynomial Interpolation[J].IEEE Transactions on Instrumentation and Measurement,2011,60(4):1123-1131.doi:10.1109/TIM.2010.2085291.
    [15]SINDHI S K and PRABHU K M M.Reconstruction of N-th order nonuniformly sampled bandlimited signals using digital filter banks[J].Digital Signal Processing,2013,23(6):1877-1886.doi:10.1016/j.dsp.2013.06.004.

© 2004-2018 中国地质图书馆版权所有 京ICP备05064691号 京公网安备11010802017129号

地址:北京市海淀区学院路29号 邮编:100083

电话:办公室:(+86 10)66554848;文献借阅、咨询服务、科技查新:66554700