基于软硬件协同的机群互连系统通信协议的研究
|
摘要
本论文的研究课题是航空科学基金项目“面向航空电子综合系统的光纤传输交换技术研究”(02F53031)的组成部分。国外第四代航空电子综合系统的数据通信网络是一个基于光互连的机群系统。开展面向新一代航空电子综合系统的高速通信网络的研究,对我国国防建设具有很重要的现实意义。本文将围绕机群互连网络的通信协议展开研究,主要研究工作包括以下几个方面:
目前常用的机群互连网络,通常采用数据包实现软件通信协议的控制,通信开销较大。本文提出并设计了一种信令控制交换网络TC-NET(Token Control Network), TC-NET通过通信协议中的多层次控制信令,对通信协议进行控制,有效地提高了数据通信效率。
在千兆以太网等商业网络中,通信描述符通常都采用软件的方法实现,每次数据通信过程中,网卡都至少需要两次访问物理内存:第一次从内存中获取通信描述符,然后再次访问内存,取得用户数据,因此通信开销较大。本文采用软硬件协同的设计思想,提出在网卡中设置通信描述符硬件,来支持数据通信。网卡在数据通信过程中,只需访问一次内存,从而提高了通信效率。TC-NET的通信延迟为4微秒,而千兆以太网的通信延迟为19微秒。
作为机群系统快速通信的标准,VIA已经在业界获得了广泛地支持。本文采用软硬件协同的设计思想,提出了支持VIA标准的用户层传输机制TC-VIA(Token Control Virtual Interface Architecture)设计方案,来实现信令控制交换网络TC-NET的用户层通信协议。TC-VIA通过基于Linux底半函数的核心代理机制,一方面在通信的发送端和接收端实现了零拷贝数据通信,另一方面实现了软件VI队列的管理。与采用全软件方法实现的VIA相比,TC-VIA具有更好的通信性能;与采用全硬件方法实现的VIA相比,TC-VIA具有很好的灵活性和可扩展性。
提出在互连网络中采用硬件的方法来实现动态优先级实时通信协议,构成EDF(Earliest Deadline rirst)实时通信网络,满足航空电子综合系统对实时通信的需要。以太网等商业网络通常采用软件方法实现实时调度,支持实时通信,通信延迟通常在毫秒级。本文提出的EDF实时通信网络通过硬件逻辑实现实时调度,可提供小于10微秒的实时通信延迟,相对于以太网等商业网络,EDF实时通信网络通信性能有很大的提高。美国的RaceWay实时通信网络采用硬件的方法实现了静态优先级调度协议,它是作者所查资料中,实
The research work of this dissertation is a part of the Aviation Science Foundation Project, named "A Study on the Avionics Oriented Switch Fabric Technology" (02F53031). In the foreign fourth generation avionics systems, the core of data transmitting network is a cluster system based on switch-fabric interconnects. It is of great immediate significance for national defense construction to study high-speed data transmitting network for the next generation avionics in China. This dissertation focuses on the communication protocol in cluster interconnection system. The details of the dissertation is as follows:Presently, the overhead of data communication control mechanism used in cluster system, which is usually realized by data packet, is very high. We have designed and implemented a token control network (TC-NET). The TC-NET utilizes multi-hierarchical control tokens to control the procedure of communication. Consequently, the communication efficiency was increased obviously.In commercial network, such as gigabit Ethernet, the communication descriptor is usually realized by software. Therefore, in each message transfer, the NIC has to access physical memory at least twice: (1) the NIC gets communication descriptor from physical memory, (2) it accesses physical memory to obtain user message. So the communication overhead in commercial network is high. In this research, by taking advantage of Software/Hardware Co-design, we put hardware communication descriptor in NIC to support data communication. With this support in hardware directly, the NIC need to access physical memory only once for each message transfer. Thus the communication efficiency is improved. The communication delay in TC-NET is 4 microseconds and 19 microseconds in gigabit Ethernet.As a fast communication standard of cluster systems, VIA has obtained widely supports in industry. In TC-NET, we designed and implemented the TC-VIA user-level communication mechanism based on VIA standard through an approach of the software/hardware co-design. The kernel agent in TC-VIA is based on Linux bottom half function. By the kernel agent mechanism, the TC-VIA realizes the zero-copy data communication and the management of software VI queue. Comparing to the implementation of VIA based on software purely, the TC-VIA has a better communication performance; comparing to the
implementation of VIA based on pure hardware, the TC-VIA has a good flexibility and extensibility.We have presented and implemented the dynamic priority real-time communication protocol in interconnection network by hardware method and formed EDF real-time communication network. The communication schedule in real-time system based on commercial network is usually realized by software method and the communication delay is usually measured in milliseconds. We implement real-time scheduling based on the EDF algorithm by hardware logic, and the communication delay is less than 10 microseconds. So comparing to commercial network, such as Ethernet network, the communication performance in the EDF real-time communication network has been improved greatly. The American Raceway real-time communication network has the highest performance in literature we have seen. It also realizes the priority schedule by hardware method, but it is based on static priority schedule. Comparing to Raceway network, the EDF network has a better communication flexibility and throughput. Thus, the EDF network can support irregular message flow communication better.In complex real-time communication network, the hard real-time communication task needs to get multiple communication links at the same time in a real-time data transfer. To realize hard real-time communication in complex real-time communication network, the dissertation puts forward MEDF algorithm (Multi-resource Earliest Deadline First) for feasibility-test of message-flow. The message-flow satisfying the feasibility-test can get hard real-time communication servers in EDF real-time communication network. The complexity analysis of MEDF algorithm shows that the complexity of MEDF algorithm is lowest in both time and space.
目前常用的机群互连网络,通常采用数据包实现软件通信协议的控制,通信开销较大。本文提出并设计了一种信令控制交换网络TC-NET(Token Control Network), TC-NET通过通信协议中的多层次控制信令,对通信协议进行控制,有效地提高了数据通信效率。
在千兆以太网等商业网络中,通信描述符通常都采用软件的方法实现,每次数据通信过程中,网卡都至少需要两次访问物理内存:第一次从内存中获取通信描述符,然后再次访问内存,取得用户数据,因此通信开销较大。本文采用软硬件协同的设计思想,提出在网卡中设置通信描述符硬件,来支持数据通信。网卡在数据通信过程中,只需访问一次内存,从而提高了通信效率。TC-NET的通信延迟为4微秒,而千兆以太网的通信延迟为19微秒。
作为机群系统快速通信的标准,VIA已经在业界获得了广泛地支持。本文采用软硬件协同的设计思想,提出了支持VIA标准的用户层传输机制TC-VIA(Token Control Virtual Interface Architecture)设计方案,来实现信令控制交换网络TC-NET的用户层通信协议。TC-VIA通过基于Linux底半函数的核心代理机制,一方面在通信的发送端和接收端实现了零拷贝数据通信,另一方面实现了软件VI队列的管理。与采用全软件方法实现的VIA相比,TC-VIA具有更好的通信性能;与采用全硬件方法实现的VIA相比,TC-VIA具有很好的灵活性和可扩展性。
提出在互连网络中采用硬件的方法来实现动态优先级实时通信协议,构成EDF(Earliest Deadline rirst)实时通信网络,满足航空电子综合系统对实时通信的需要。以太网等商业网络通常采用软件方法实现实时调度,支持实时通信,通信延迟通常在毫秒级。本文提出的EDF实时通信网络通过硬件逻辑实现实时调度,可提供小于10微秒的实时通信延迟,相对于以太网等商业网络,EDF实时通信网络通信性能有很大的提高。美国的RaceWay实时通信网络采用硬件的方法实现了静态优先级调度协议,它是作者所查资料中,实
The research work of this dissertation is a part of the Aviation Science Foundation Project, named "A Study on the Avionics Oriented Switch Fabric Technology" (02F53031). In the foreign fourth generation avionics systems, the core of data transmitting network is a cluster system based on switch-fabric interconnects. It is of great immediate significance for national defense construction to study high-speed data transmitting network for the next generation avionics in China. This dissertation focuses on the communication protocol in cluster interconnection system. The details of the dissertation is as follows:Presently, the overhead of data communication control mechanism used in cluster system, which is usually realized by data packet, is very high. We have designed and implemented a token control network (TC-NET). The TC-NET utilizes multi-hierarchical control tokens to control the procedure of communication. Consequently, the communication efficiency was increased obviously.In commercial network, such as gigabit Ethernet, the communication descriptor is usually realized by software. Therefore, in each message transfer, the NIC has to access physical memory at least twice: (1) the NIC gets communication descriptor from physical memory, (2) it accesses physical memory to obtain user message. So the communication overhead in commercial network is high. In this research, by taking advantage of Software/Hardware Co-design, we put hardware communication descriptor in NIC to support data communication. With this support in hardware directly, the NIC need to access physical memory only once for each message transfer. Thus the communication efficiency is improved. The communication delay in TC-NET is 4 microseconds and 19 microseconds in gigabit Ethernet.As a fast communication standard of cluster systems, VIA has obtained widely supports in industry. In TC-NET, we designed and implemented the TC-VIA user-level communication mechanism based on VIA standard through an approach of the software/hardware co-design. The kernel agent in TC-VIA is based on Linux bottom half function. By the kernel agent mechanism, the TC-VIA realizes the zero-copy data communication and the management of software VI queue. Comparing to the implementation of VIA based on software purely, the TC-VIA has a better communication performance; comparing to the
implementation of VIA based on pure hardware, the TC-VIA has a good flexibility and extensibility.We have presented and implemented the dynamic priority real-time communication protocol in interconnection network by hardware method and formed EDF real-time communication network. The communication schedule in real-time system based on commercial network is usually realized by software method and the communication delay is usually measured in milliseconds. We implement real-time scheduling based on the EDF algorithm by hardware logic, and the communication delay is less than 10 microseconds. So comparing to commercial network, such as Ethernet network, the communication performance in the EDF real-time communication network has been improved greatly. The American Raceway real-time communication network has the highest performance in literature we have seen. It also realizes the priority schedule by hardware method, but it is based on static priority schedule. Comparing to Raceway network, the EDF network has a better communication flexibility and throughput. Thus, the EDF network can support irregular message flow communication better.In complex real-time communication network, the hard real-time communication task needs to get multiple communication links at the same time in a real-time data transfer. To realize hard real-time communication in complex real-time communication network, the dissertation puts forward MEDF algorithm (Multi-resource Earliest Deadline First) for feasibility-test of message-flow. The message-flow satisfying the feasibility-test can get hard real-time communication servers in EDF real-time communication network. The complexity analysis of MEDF algorithm shows that the complexity of MEDF algorithm is lowest in both time and space.
引文
[1] 霍曼,许伟武等.航空电子综合系统研究.中国航空消息中心,1993.7
[2] Architecture Specification for Pave Pillar, ADA-188722.
[3] D.J.Imbesi, W.K.Kaplow. The Pave Pace Integrated Core Processor. In: NAECON 1992: 806-814
[4] D.Reed Morgan. Miltiary Avionics Twenty Years in the Future. In: Proc of IEEE on Avionics, 1999: 483-490
[5] Colonel Mike Poore. Jint Strike Fighter: The Future of Integrated Avionics. Jour of Electronic Defense. January, 1998: 35-39.
[6] "Boeing FDDI transmitter and receiver technical data sheet," Boeing Microelectronics, Seattle, WA.
[7] 王卫东 面向第四代战斗机航空电子系统应用的分布式计算机系统研究与实现.西北工业大学博士论文.2000
[8] 熊华钢,罗志强,张其善AS4074与宝石柱HSDB协议性能分析及比较,航空学报,1997年06期.
[9] David C.Shreve, D.Joel Mellema. Real-Time Checkers: Built-in-Test for Mission-Critical Software. In: Proc of IEEE on Avionics, 1997.
[10] Terry Sims. Real-Time Recovery of Fault-Tolerant Processing Element. In: Proc of Fault-Tolerant Computing System(FTCS) Conf, 1996.
[11] 王卫东,周耀荣,康继昌.测试维护总线(TM-BUS)研究与实现.计算机研究与发展.2000.6,37(6).
[12] 经彤,康继昌,佟明安 空战仿真中交互技术研究,航空学报,2000,21(03):270-273.
[13] Miao Kejian, Kang Jichang, Hong Yuanling. The research and design of network switcher in low degree parallel system. The Journal of northwest polytechnical unversity. 999, 17(12): 159-163
[14] 经彤等,蛀孔寻径中通信机制的研究和实现,西北工业大学学报,1999年第2期,252-257
[15] A.Alexandrov, M.lonescu, K.schauser and C.Scheiman, LogGP: incorporating Long Messages into the LogP Model, Proceedings of the 7th Annual ACM Symposium on Parallel Algorighms and Architucture, 1995.
[16] T. von Eicken, A. Basu, V. Buch, and W. Vogels. U-net: A userlevel network interface for parallel and distributed computing. In Proceedings of the 15th Annual Symposium on Operating System Principles, pages 40-53, December 1995.
[17] M. Welsh, A. Basu, and T. Von Eicken. Low-latency communication over Fast Ethernet. In Lecture Notes in Computer Science, volume 1123, 1996
[18] Compaq Computer Corp., Intel Corporation, Microsoft Corporation, Virtual Interface Architecture Specification version 1.0. December, 1997. http://www.viarch.org
[19] National Energy Research Scientific Computing Center, MVIA project, 1999. http://www.nersc.gov/research/FTG/via, 1999.
[20] Mark Baker, Paul A. Farrell, Hong Ong, Stephen L. Scott: VIA Communication Performance on a Gigabit Ethernet Cluster. In Proceedings of europar2001.
[21] A. Begel, P. Buonadonna, D. Gay and D. Culler. An AnalySis of Ⅵ Architecture Primitives in Support of Parallel and Distributed Communication. to appear in Concurrency and Computation: Practice and Experience, 2002.
[22] R. Brightwell and A. Maccabe. Scalability limitations of via-based technologies in supporting mpi. In the Proceedings of the Fourth MPI Developer's and User's Conference, March 2000.
[23] M. Banikazemi, J. Liu, S. Kutlug, A. Ramakrishna, P. Sadayappan, H. Sah, and D. K. Panda. VIBe: A Microbenchmark Suite for Evaluating Virtual Interface Architecture (VIA) Implementations. In IPDPS, April 2001
[24] M. Banikaze, B. Abali, and D. K. Panda, "Comparison and Evaluation of Design Choices for Implementing the Virtual Interface Architecture (VIA)," Fourth Int'l Workshop on Communication, Architecture, and Applications for Network-Based Parallel Computing (CANPC'00), January 2000.
[25] DE MICHELI, G., AND GUPTA, R. Hardware/software co-design. Proc. IEEE 1997 85(3): 349—365.
[26] Fu, J.-M., T.-Y. Lee, P.-A. Hsiung and S.-J. Chen, Hardware-software timing coverification of distributed embedded systems, IEICE Trans. on Information and Systems E83-D (2000), pp. 1731—1740.
[27] R.K.Gupta, De-Micheli-G, "Hardware-software cosynthesis for digital systems", IEEE design and Test of Computers, vol. 10, no.3; Sept. 1993
[28] Noguera, R. M. Badia, "A HW/SW Partitioning Algorithm for Dynamically Reconfigurable Architectures", Proc. of DATE'2001
[29] R. Ernst and J. Henkel. Hardware-Software Codesign of Embedded Controllers Based on Hardware Extraction. In Handouts of the International Workshop on Hardware-Software Co-Design, Estes Park, Colorado, October 1992.
[30] A. Baghdadi, N-E. Zergainoh, W. Cesario, T. Roudier and A.A. Jerraya, "Design Space Exploration for Hardware/Software Codesign of Multiprocessor Systems," in Proc. 11th International Workshop on Rapid System Prototyping, Paris, France, 2000, pp. 8-13.
[31] H. Frazier and H. Johnson, "Gigabit Ethernet: From 100 to 1,000 Mbps," IEEE Internet Computing, January-February 1999, pp. 24-31.
[32] N. Boden, D. Cohen, R. Felderman, A1 Kulawic, C. Seitz, J. Seizovic, and W. Su. "Myrinet: A gigabit-per-second local area network," IEEE Micro, vol 15, no 1, 1995.
[33] Fabrizio Petrini, Marco Vanneschi: Performance Analysis of Wormhole Routed K-Ary N-Trees. International Journal on Foundations of Computer Science, 9(2): 157-177, June 1998.
[34] W.J.Dally, "Performance Analysis of k-ary n-cube Interconnection Networks," IEEE trans on Computers, vol.39, no.6, pp.775-785, 1990
[35] Tom Shanley, Don Anderson: Pci System Architecture, Fourth Edition. MindShare, Inc, 2000.
[36] PCI Special Interest Group, "PCI Local Bus Specification Revision2.1 Production Version," June, 1, 1995
[37] 蔡皖东,“计算机网络技术”,西安电子科技大学出版社,1998年第一次印刷
[38] David G. Cunnigham, Willian G.Lane: Gigabit Ethernet Networking. Macmillan Technical Publishing, 1999.
[39] M. Blumrich. Network Interface for Protected, User-Level Communication. PhD thesis, Princeton University, Apr 1996.
[40] Cezary Dubnicki, Angelos Bilas, Kai Li, and Jim F. Philbin (Princeton). Design and implementation of virtual memory-mapped communication on Myrinet. In International Parallel Processing Symposium, April 1997.
[41] Scott Pakin, Vijay Karamcheti, and Andrew A. Chien, "Fast Messages: Efficient, portable communication for workstation clusters and MPPs," IEEE Concurrency, vol. 5, no. 2, pp. 60 73, Apr. qune 1997
[42] MA Jie, HE Jin, MENG Dan and LI Guojie. BCL-3: A High Performance Basic Communication Protocol for Commodity Superserver DAWNING-3000. Journal of Computer Science & Technology. Vol. 16 No.6. November 2001
[43] InfiniBand Trade Association. InfiniBand Architecture Specification, Release 1.0, October 24 2000.
[44] Y. Zhou, A. Bilas, S. Jagannathan, C. Dubnicki, J. F. Philbin, and K. Li. Experiences with Ⅵ Communication for Database Storage. In Proc. 29th Intl. Symp. on Computer Architecture (ISCA), May 2002.
[45] K. Magoutis, S. Addetia, A. Fedorova, M. I. Seltzer, J. S. Chase, A. J. Gallatin, R. Kisley, R. G. Wickremesinghe, and E. Gabber. Structure and performance of the direct access file system. In Proceedings of USENIX 2002.
[46] Message Passing Interface Forum MPI: A message passing interface standard. International Journal of Supercomputer Application. 1994
[47] M. Bertozzi, M. Panella, and M. Reggiani. Design of a via based communication protocol for lam/mpi suite. In Proceedings of the Ninth Euromicro Workshop on Paralle and Distributed Procesing, Los Alamitos, CA, February 2001.
[48] R. Dimitrov and A. Skjellum. An Efficient MPI Implementation for Virtual Interface (Ⅵ) ArchitectureEnabled Cluster Computing. http://www.mpisofttech.com/publications/default.asp, 1998.
[49] Jiesheng Wu, Jiuxing Liu, Pete Wyckoff, Dhabaleswar K. Panda: Impact of On-Demand Connection Management in MPI over VIA. CLUSTER 2002: 152-159
[50] L. L. N. Laboratory. MVICH: MPI for Virtual Interface Architecture, August 2001.
[51] D. Riddoch, S. Pope, and K. Mansley. VIA over the CLAN Network. Technical report, University of Cambridge, 2001.
[52] J. Hsieh, T. Leng, V. Mashayekhi, and R. Rooholamini. Architectural and performance evaluation of giganet and myrinet interconnects on clusters of small-scale SMP servers. In Supercomputing, 2000.
[53] Emulex Corp. cLAN: High Performance Host Bus Adapter, September 2000.
[54] P. Buonadonnaa, A. Geweke, and D. Culler. An Implementation and Analysis of the Virtual Interface Architecture. In Proceedings of the Supercomputing (SC), pages 7—13, Nov. 1998.
[55] P. Bozeman, B. Saphir, "A Modular High Performance Implementation of the Virtual Interface Architecture", Technical Report, Lawrence Berkeley National Lab., USA, 2000
[56] M. Banikazemi, V. Moorthy, L. Herger, D. K. Panda, and B. Abali: "Efficient Virtual Interface Architecture (VIA) Support for the IBM SP Switch-Connected NT Clusters", Proceedings of the International Parallel and Distributed Processing Symposium, pp.33-42, May 2000.
[57] E. Speight, H. Abdel-Shafi, and J. K. Bennett. Realizing the Performance Potential of the Virtual interface Architecture. In Proceedings of the International Conference on Supercomputing, June 1999.
[58] 邢座程,谢旻,谢伦国,周兴铭.HVIA:基于硬件的虚拟接口结构.计算机工程与科学.2002年03期
[59] 戈弋 并行系统互连和通信技术的研究.清华大学博士论文.2000
[60] 陈莉君,Linux操作系统内核分析,人民邮电出版社,2000,3
[61] Phil Cornes," The Linux A-Z," Prentice Hall Europe, 1997
[62] Hoang, H. Switched Real-Time Ethernet for Industrial Applications. Licenciate Thesis, Technical Report No. 20L, Dept. of Computer Engineering. Chalmers University of Technology. 2003.
[63] Fabrizio Petrini, Wu-chun Feng, Adolfy Hoisie, Salvador Coll, and Eitan Frachtenberg. The Quadrics Network (QsNet): High-Performance Clustering Technology. In IEEE Micro, 22(l):46-57, January-February 2002
[64] Fabrizio Petrini and Eitan Frachtenberg and Adolfy Hoisie and Salvador Coll. Performance Evaluation of the Quadrics Interconnection Network. In Journal of Cluster Computing, Vol. 6, Issue 2,2003.
[65] Fabrizio Petrini, Wu-chun Feng, Adolfy Hoisie, Salvador Coll, and Eitan Frachtenberg. The Quadrics Network(QsNET):High-Performance Clustering Technology. Proc. of the 9th IEEE Hot Interconnects, August 2001
[66] Fabrizio Petrini, Wu-chun Feng, Adolfy Hoisie, Salvador Coll, and Eitan Frachtenberg. The Quadrics Network(QsNET):High-Performance Clustering Technology. Proc. of the 9th IEEE Hot Interconnects, August 2001'
[67] P. Shivam, P. Wyckoff, and D. Panda. EMP: Zero-copy OSbypass NIC-driven Gigabit Ethernet Message Passing. In SC '01.
[68] S.-K. Kweon, K. G. Shin, and Q. Zheng, "Statistical real-time communication over ethernet for manufacturing automation systems," in IEEE Real-Time Technology and Applications Symposium, June 1999.
[69] C. L. Liu and J.W. Layland. Scheduling algorithms for multiprogramming in a hard real-time environment. Journal of the ACM, 20(l):46-61, Jan. 1973.
[70] M. Park and Y. Cho. An efficient feasibility test method for hard real-time periodic tasks. Real-Time Systems Symposium, 2000.
[71] Sunggu Lee, "Real-Time Wormhole Channels, " Journal of Parallel and Distributed Computing, Vol. 63, Issue 3, pp. 299-311, March 2003.
[72] B.J.Kim, J.Kim, S.J.Hong, and S.Lee, "A real-time communication method for wormhole switching networks," in lnt'1 Conf. On Parallel Processing ,pp.527-534,Aug,1998. [73] http://www.mindspeed.com/
[74] R. Boppana and S. Chalasani, "A comparison of adaptive wormhole routing algorithms," in Proc. Int'l Symposium on Computer Architecture, pp. 351-360, 1993.
[75] Y. Aydogan, C. B. Stunkel, C. Aykanat, and B. Abali, "Adaptive Source Routing in Multistage Interconnection Networks," Proc. 10th Int. Parallel Processing Symp., April 1996, pp. 258-267.
[76] S. Varadarajan and T. S. Chiueh, "EtheReal: a host-transparent real-time Fast Ethernet switch," Proc. 6th International Conference on Network Protocols, 1998, pp. 12-21.
[77] D. Ferrari and D. Verma, A Scheme for Real-Time Channel Establishment in Wide-Area Networks, IEEE J. on Selected Areas in Communications, April 1990.
[78] Zheng, Q., Shin, K. (1994). On the Ability of establishing Real-Time Channels in Point-to-Point Packet switched Networks. In IEEE Transactions on Communications, Vol. 42, No. 2/3/4, pp. 1096-1105.
[79] K. G. Shin D. D. Kandlur and D. Ferrari. Realtime communication in multi-hop networks. IEEE Transactions on Parallel and Distributed Systems, pages 1044-1056, Oct 1994.
[80] C. Venkatramani and T. Chiueh, "Supporting real-time traffic on Ethernet," in Proc. of
Real-Time Systems Symposium, pp. 282—286, Dec. 1994.
[81] A. Garcia, L. Johansson, M. Jonsson, and M. Wecksten, "Guaranteed periodic real-time communication over wormhole switched networks," to appear in Proc. ISCA 13th International Conference on Parallel and Distributed Computing Systems (PDCS-00), Las Vegas, NV, USA, Aug. 8-10, 2000.
[82] C. B. Stunkel, J. Herring, B. Abali, and R. Sivaram. A New Switch Chip for IBM RS/6000 SP System. In Supercomputing 99 (SC99), 1999.
[83] M. Hao and M. Heinrich. "Active I/O Switches in System Area Networks". In Proceedings of the 9th International Symposium on High-Performance Computer Architecture (HPCA), pages 365-376, February 2003.
[84] Hwang Kai, Xu Zhiwei, Lu Xinda, "Scalable Parallel Computing Technology, Architecture, Programming", Beijing: China Machine Press, May, 2000
[85] B.J.Kim, J.Kim, S.J.Hong, and S.Lee, "A real-time communication method for wormhole switching networks," in Int'l Conf. On Parallel Processing, pp.527-534, Aug, 1998.
[86] J.-P. Li and M. W. Mutka, "Priority based real-time communication for large scale wormhole networks," in Proc. International Parallel Processing Symposium, pp. 433—438, April 1994.
[87] M.W. Mutka: Using rate monotonic scheduling technology for real-time communications in a wormhole network. Wkshp. on Parallel and Distr. Real-Time Computing Systs. and Applications, 1994
[88] Throttle and Preempt: A Flow Control Policy for Real-Time Traffic in Wormhole Networks," Journal of Systems Architecture: The Euromicro Journal by Elsevier Science Publisher, vol. 45, No. 8, pp633-649, Febuary, 1999
[89] "RACEway Interlink Functional Specification", Mercury Corp. URL: http://www.mc.com/_, Nov 2000
[90] Kuszmaul, B. C., "The RACE network architecture," Proc. 9th International Parallel Processing Symposium (IPPS'95), Santa Barbara, CA, USA, Apr. 25-28, 1995, pp. 508-513.
[91] Sanjoy Baruah and J.Goossens, 'Rate-monotonic scheduling on uniform multiprocessors'. Proceedings of the Twenty-Third International Conference on Distributed Computing Systems, pp. 360-366, Providence, Rhode Island. May 2003. IEEE Computer Society Press.
[92] A. Basheer and G. Manimaran, Combined scheduling of hard and soft real-time tasks in multiprocessor systems, in Proc. Conference on High Performance Computing (HiPC), Bangalore, India, Dec. 2003
[93] A. K. Mok. Fundamental design problems of distributed systems for the hard-real-time environment. Technical Report MIT/LCS/TR-297, Massachusetts Institute of Technology, 1983.
[94] 孙军平,盛万兴,王孙安.新一代变电站自动化网络通信系统研究.中国电机工程学报,2003年03期.
[95] Fukuda, M.; Nokubi, H, An RTOS allowing the gradual migration TRON Project Symposium, 1992. Proceedings., Ninth, 2-4 Dec. 1992 Page(s): 107-114
[96] Kumar, P.; Srivastava, M. Predictive strategies for low-power RTOS scheduling, Computer Design, 2000. Proceedings. 2000 International Conference on, 17-20 Sept. 2000. Page(s): 343-348
[97] Cofer, D.; Rangarajan, M., Formal verification of overhead accounting in an avionics RTOS, Real-Time Systems Symposium, 2002. RTSS 2002. 23rd IEEE, 3-5 Dec. 2002 Page(s): 181-190
[98] A. Gerstlauer, H. Yu, and D. Gajski. Rtos modeling for system level design. In Proceedings of Design,Automation and Test in Europe, March 2003.
[99] VxWorks. Available: http://www.vxworks.com/.
[100] H. Tomiyama et al. Modeling fixed-priority preemptive multi-task systems in SpecC. In SASIMI, October
[101] G. Hasegawa, T. Terai, T. Okamoto and M. Murata, "Scalable socket buffer tuning for high-performance Web servers," Proc. of IEEE ICNP 2001, pp. 281-289, Nov. 2001.
[102] Jeff Chase, Andrew Gallatin, and Ken Yocum. End-System Optimizations for High-Speed TCP in: IEEE Communication.2001, 39 (4): 312-316.
[103] Dolphin Interconnect Solutions Inc, PMC-64/66 - Transparent Memory-mapped Link for PMC, http://www.dolphinics.com/products/ hardware/pmc64.html.
[104] J. Goossens, S. Funk and S. Baruah, 'Real-Time scheduling on multiprocessors', in the proceedings of the 10th International conference ob real-time systems (RTS'2002), pp. 189-204.
[105] ANDERSSON, B., BARUAH, S., AND JANSSON, J. Static-priority scheduling on multiprocessors. In Proceedings of the IEEE Real-Time Systems Symposium (December 2001), IEEE Computer Society Press, pp. 193-202.
[106] J Goossens, Raymond Devillers and Shelby Funk 'Tie-breaking for EDF on multiprocessor platforms', Proceedings of the 23rd IEEE Real-time systems symposium (Work-in-progress Session), Austin, Texas, 3-5 December 2002
[2] Architecture Specification for Pave Pillar, ADA-188722.
[3] D.J.Imbesi, W.K.Kaplow. The Pave Pace Integrated Core Processor. In: NAECON 1992: 806-814
[4] D.Reed Morgan. Miltiary Avionics Twenty Years in the Future. In: Proc of IEEE on Avionics, 1999: 483-490
[5] Colonel Mike Poore. Jint Strike Fighter: The Future of Integrated Avionics. Jour of Electronic Defense. January, 1998: 35-39.
[6] "Boeing FDDI transmitter and receiver technical data sheet," Boeing Microelectronics, Seattle, WA.
[7] 王卫东 面向第四代战斗机航空电子系统应用的分布式计算机系统研究与实现.西北工业大学博士论文.2000
[8] 熊华钢,罗志强,张其善AS4074与宝石柱HSDB协议性能分析及比较,航空学报,1997年06期.
[9] David C.Shreve, D.Joel Mellema. Real-Time Checkers: Built-in-Test for Mission-Critical Software. In: Proc of IEEE on Avionics, 1997.
[10] Terry Sims. Real-Time Recovery of Fault-Tolerant Processing Element. In: Proc of Fault-Tolerant Computing System(FTCS) Conf, 1996.
[11] 王卫东,周耀荣,康继昌.测试维护总线(TM-BUS)研究与实现.计算机研究与发展.2000.6,37(6).
[12] 经彤,康继昌,佟明安 空战仿真中交互技术研究,航空学报,2000,21(03):270-273.
[13] Miao Kejian, Kang Jichang, Hong Yuanling. The research and design of network switcher in low degree parallel system. The Journal of northwest polytechnical unversity. 999, 17(12): 159-163
[14] 经彤等,蛀孔寻径中通信机制的研究和实现,西北工业大学学报,1999年第2期,252-257
[15] A.Alexandrov, M.lonescu, K.schauser and C.Scheiman, LogGP: incorporating Long Messages into the LogP Model, Proceedings of the 7th Annual ACM Symposium on Parallel Algorighms and Architucture, 1995.
[16] T. von Eicken, A. Basu, V. Buch, and W. Vogels. U-net: A userlevel network interface for parallel and distributed computing. In Proceedings of the 15th Annual Symposium on Operating System Principles, pages 40-53, December 1995.
[17] M. Welsh, A. Basu, and T. Von Eicken. Low-latency communication over Fast Ethernet. In Lecture Notes in Computer Science, volume 1123, 1996
[18] Compaq Computer Corp., Intel Corporation, Microsoft Corporation, Virtual Interface Architecture Specification version 1.0. December, 1997. http://www.viarch.org
[19] National Energy Research Scientific Computing Center, MVIA project, 1999. http://www.nersc.gov/research/FTG/via, 1999.
[20] Mark Baker, Paul A. Farrell, Hong Ong, Stephen L. Scott: VIA Communication Performance on a Gigabit Ethernet Cluster. In Proceedings of europar2001.
[21] A. Begel, P. Buonadonna, D. Gay and D. Culler. An AnalySis of Ⅵ Architecture Primitives in Support of Parallel and Distributed Communication. to appear in Concurrency and Computation: Practice and Experience, 2002.
[22] R. Brightwell and A. Maccabe. Scalability limitations of via-based technologies in supporting mpi. In the Proceedings of the Fourth MPI Developer's and User's Conference, March 2000.
[23] M. Banikazemi, J. Liu, S. Kutlug, A. Ramakrishna, P. Sadayappan, H. Sah, and D. K. Panda. VIBe: A Microbenchmark Suite for Evaluating Virtual Interface Architecture (VIA) Implementations. In IPDPS, April 2001
[24] M. Banikaze, B. Abali, and D. K. Panda, "Comparison and Evaluation of Design Choices for Implementing the Virtual Interface Architecture (VIA)," Fourth Int'l Workshop on Communication, Architecture, and Applications for Network-Based Parallel Computing (CANPC'00), January 2000.
[25] DE MICHELI, G., AND GUPTA, R. Hardware/software co-design. Proc. IEEE 1997 85(3): 349—365.
[26] Fu, J.-M., T.-Y. Lee, P.-A. Hsiung and S.-J. Chen, Hardware-software timing coverification of distributed embedded systems, IEICE Trans. on Information and Systems E83-D (2000), pp. 1731—1740.
[27] R.K.Gupta, De-Micheli-G, "Hardware-software cosynthesis for digital systems", IEEE design and Test of Computers, vol. 10, no.3; Sept. 1993
[28] Noguera, R. M. Badia, "A HW/SW Partitioning Algorithm for Dynamically Reconfigurable Architectures", Proc. of DATE'2001
[29] R. Ernst and J. Henkel. Hardware-Software Codesign of Embedded Controllers Based on Hardware Extraction. In Handouts of the International Workshop on Hardware-Software Co-Design, Estes Park, Colorado, October 1992.
[30] A. Baghdadi, N-E. Zergainoh, W. Cesario, T. Roudier and A.A. Jerraya, "Design Space Exploration for Hardware/Software Codesign of Multiprocessor Systems," in Proc. 11th International Workshop on Rapid System Prototyping, Paris, France, 2000, pp. 8-13.
[31] H. Frazier and H. Johnson, "Gigabit Ethernet: From 100 to 1,000 Mbps," IEEE Internet Computing, January-February 1999, pp. 24-31.
[32] N. Boden, D. Cohen, R. Felderman, A1 Kulawic, C. Seitz, J. Seizovic, and W. Su. "Myrinet: A gigabit-per-second local area network," IEEE Micro, vol 15, no 1, 1995.
[33] Fabrizio Petrini, Marco Vanneschi: Performance Analysis of Wormhole Routed K-Ary N-Trees. International Journal on Foundations of Computer Science, 9(2): 157-177, June 1998.
[34] W.J.Dally, "Performance Analysis of k-ary n-cube Interconnection Networks," IEEE trans on Computers, vol.39, no.6, pp.775-785, 1990
[35] Tom Shanley, Don Anderson: Pci System Architecture, Fourth Edition. MindShare, Inc, 2000.
[36] PCI Special Interest Group, "PCI Local Bus Specification Revision2.1 Production Version," June, 1, 1995
[37] 蔡皖东,“计算机网络技术”,西安电子科技大学出版社,1998年第一次印刷
[38] David G. Cunnigham, Willian G.Lane: Gigabit Ethernet Networking. Macmillan Technical Publishing, 1999.
[39] M. Blumrich. Network Interface for Protected, User-Level Communication. PhD thesis, Princeton University, Apr 1996.
[40] Cezary Dubnicki, Angelos Bilas, Kai Li, and Jim F. Philbin (Princeton). Design and implementation of virtual memory-mapped communication on Myrinet. In International Parallel Processing Symposium, April 1997.
[41] Scott Pakin, Vijay Karamcheti, and Andrew A. Chien, "Fast Messages: Efficient, portable communication for workstation clusters and MPPs," IEEE Concurrency, vol. 5, no. 2, pp. 60 73, Apr. qune 1997
[42] MA Jie, HE Jin, MENG Dan and LI Guojie. BCL-3: A High Performance Basic Communication Protocol for Commodity Superserver DAWNING-3000. Journal of Computer Science & Technology. Vol. 16 No.6. November 2001
[43] InfiniBand Trade Association. InfiniBand Architecture Specification, Release 1.0, October 24 2000.
[44] Y. Zhou, A. Bilas, S. Jagannathan, C. Dubnicki, J. F. Philbin, and K. Li. Experiences with Ⅵ Communication for Database Storage. In Proc. 29th Intl. Symp. on Computer Architecture (ISCA), May 2002.
[45] K. Magoutis, S. Addetia, A. Fedorova, M. I. Seltzer, J. S. Chase, A. J. Gallatin, R. Kisley, R. G. Wickremesinghe, and E. Gabber. Structure and performance of the direct access file system. In Proceedings of USENIX 2002.
[46] Message Passing Interface Forum MPI: A message passing interface standard. International Journal of Supercomputer Application. 1994
[47] M. Bertozzi, M. Panella, and M. Reggiani. Design of a via based communication protocol for lam/mpi suite. In Proceedings of the Ninth Euromicro Workshop on Paralle and Distributed Procesing, Los Alamitos, CA, February 2001.
[48] R. Dimitrov and A. Skjellum. An Efficient MPI Implementation for Virtual Interface (Ⅵ) ArchitectureEnabled Cluster Computing. http://www.mpisofttech.com/publications/default.asp, 1998.
[49] Jiesheng Wu, Jiuxing Liu, Pete Wyckoff, Dhabaleswar K. Panda: Impact of On-Demand Connection Management in MPI over VIA. CLUSTER 2002: 152-159
[50] L. L. N. Laboratory. MVICH: MPI for Virtual Interface Architecture, August 2001.
[51] D. Riddoch, S. Pope, and K. Mansley. VIA over the CLAN Network. Technical report, University of Cambridge, 2001.
[52] J. Hsieh, T. Leng, V. Mashayekhi, and R. Rooholamini. Architectural and performance evaluation of giganet and myrinet interconnects on clusters of small-scale SMP servers. In Supercomputing, 2000.
[53] Emulex Corp. cLAN: High Performance Host Bus Adapter, September 2000.
[54] P. Buonadonnaa, A. Geweke, and D. Culler. An Implementation and Analysis of the Virtual Interface Architecture. In Proceedings of the Supercomputing (SC), pages 7—13, Nov. 1998.
[55] P. Bozeman, B. Saphir, "A Modular High Performance Implementation of the Virtual Interface Architecture", Technical Report, Lawrence Berkeley National Lab., USA, 2000
[56] M. Banikazemi, V. Moorthy, L. Herger, D. K. Panda, and B. Abali: "Efficient Virtual Interface Architecture (VIA) Support for the IBM SP Switch-Connected NT Clusters", Proceedings of the International Parallel and Distributed Processing Symposium, pp.33-42, May 2000.
[57] E. Speight, H. Abdel-Shafi, and J. K. Bennett. Realizing the Performance Potential of the Virtual interface Architecture. In Proceedings of the International Conference on Supercomputing, June 1999.
[58] 邢座程,谢旻,谢伦国,周兴铭.HVIA:基于硬件的虚拟接口结构.计算机工程与科学.2002年03期
[59] 戈弋 并行系统互连和通信技术的研究.清华大学博士论文.2000
[60] 陈莉君,Linux操作系统内核分析,人民邮电出版社,2000,3
[61] Phil Cornes," The Linux A-Z," Prentice Hall Europe, 1997
[62] Hoang, H. Switched Real-Time Ethernet for Industrial Applications. Licenciate Thesis, Technical Report No. 20L, Dept. of Computer Engineering. Chalmers University of Technology. 2003.
[63] Fabrizio Petrini, Wu-chun Feng, Adolfy Hoisie, Salvador Coll, and Eitan Frachtenberg. The Quadrics Network (QsNet): High-Performance Clustering Technology. In IEEE Micro, 22(l):46-57, January-February 2002
[64] Fabrizio Petrini and Eitan Frachtenberg and Adolfy Hoisie and Salvador Coll. Performance Evaluation of the Quadrics Interconnection Network. In Journal of Cluster Computing, Vol. 6, Issue 2,2003.
[65] Fabrizio Petrini, Wu-chun Feng, Adolfy Hoisie, Salvador Coll, and Eitan Frachtenberg. The Quadrics Network(QsNET):High-Performance Clustering Technology. Proc. of the 9th IEEE Hot Interconnects, August 2001
[66] Fabrizio Petrini, Wu-chun Feng, Adolfy Hoisie, Salvador Coll, and Eitan Frachtenberg. The Quadrics Network(QsNET):High-Performance Clustering Technology. Proc. of the 9th IEEE Hot Interconnects, August 2001'
[67] P. Shivam, P. Wyckoff, and D. Panda. EMP: Zero-copy OSbypass NIC-driven Gigabit Ethernet Message Passing. In SC '01.
[68] S.-K. Kweon, K. G. Shin, and Q. Zheng, "Statistical real-time communication over ethernet for manufacturing automation systems," in IEEE Real-Time Technology and Applications Symposium, June 1999.
[69] C. L. Liu and J.W. Layland. Scheduling algorithms for multiprogramming in a hard real-time environment. Journal of the ACM, 20(l):46-61, Jan. 1973.
[70] M. Park and Y. Cho. An efficient feasibility test method for hard real-time periodic tasks. Real-Time Systems Symposium, 2000.
[71] Sunggu Lee, "Real-Time Wormhole Channels, " Journal of Parallel and Distributed Computing, Vol. 63, Issue 3, pp. 299-311, March 2003.
[72] B.J.Kim, J.Kim, S.J.Hong, and S.Lee, "A real-time communication method for wormhole switching networks," in lnt'1 Conf. On Parallel Processing ,pp.527-534,Aug,1998. [73] http://www.mindspeed.com/
[74] R. Boppana and S. Chalasani, "A comparison of adaptive wormhole routing algorithms," in Proc. Int'l Symposium on Computer Architecture, pp. 351-360, 1993.
[75] Y. Aydogan, C. B. Stunkel, C. Aykanat, and B. Abali, "Adaptive Source Routing in Multistage Interconnection Networks," Proc. 10th Int. Parallel Processing Symp., April 1996, pp. 258-267.
[76] S. Varadarajan and T. S. Chiueh, "EtheReal: a host-transparent real-time Fast Ethernet switch," Proc. 6th International Conference on Network Protocols, 1998, pp. 12-21.
[77] D. Ferrari and D. Verma, A Scheme for Real-Time Channel Establishment in Wide-Area Networks, IEEE J. on Selected Areas in Communications, April 1990.
[78] Zheng, Q., Shin, K. (1994). On the Ability of establishing Real-Time Channels in Point-to-Point Packet switched Networks. In IEEE Transactions on Communications, Vol. 42, No. 2/3/4, pp. 1096-1105.
[79] K. G. Shin D. D. Kandlur and D. Ferrari. Realtime communication in multi-hop networks. IEEE Transactions on Parallel and Distributed Systems, pages 1044-1056, Oct 1994.
[80] C. Venkatramani and T. Chiueh, "Supporting real-time traffic on Ethernet," in Proc. of
Real-Time Systems Symposium, pp. 282—286, Dec. 1994.
[81] A. Garcia, L. Johansson, M. Jonsson, and M. Wecksten, "Guaranteed periodic real-time communication over wormhole switched networks," to appear in Proc. ISCA 13th International Conference on Parallel and Distributed Computing Systems (PDCS-00), Las Vegas, NV, USA, Aug. 8-10, 2000.
[82] C. B. Stunkel, J. Herring, B. Abali, and R. Sivaram. A New Switch Chip for IBM RS/6000 SP System. In Supercomputing 99 (SC99), 1999.
[83] M. Hao and M. Heinrich. "Active I/O Switches in System Area Networks". In Proceedings of the 9th International Symposium on High-Performance Computer Architecture (HPCA), pages 365-376, February 2003.
[84] Hwang Kai, Xu Zhiwei, Lu Xinda, "Scalable Parallel Computing Technology, Architecture, Programming", Beijing: China Machine Press, May, 2000
[85] B.J.Kim, J.Kim, S.J.Hong, and S.Lee, "A real-time communication method for wormhole switching networks," in Int'l Conf. On Parallel Processing, pp.527-534, Aug, 1998.
[86] J.-P. Li and M. W. Mutka, "Priority based real-time communication for large scale wormhole networks," in Proc. International Parallel Processing Symposium, pp. 433—438, April 1994.
[87] M.W. Mutka: Using rate monotonic scheduling technology for real-time communications in a wormhole network. Wkshp. on Parallel and Distr. Real-Time Computing Systs. and Applications, 1994
[88] Throttle and Preempt: A Flow Control Policy for Real-Time Traffic in Wormhole Networks," Journal of Systems Architecture: The Euromicro Journal by Elsevier Science Publisher, vol. 45, No. 8, pp633-649, Febuary, 1999
[89] "RACEway Interlink Functional Specification", Mercury Corp. URL: http://www.mc.com/_, Nov 2000
[90] Kuszmaul, B. C., "The RACE network architecture," Proc. 9th International Parallel Processing Symposium (IPPS'95), Santa Barbara, CA, USA, Apr. 25-28, 1995, pp. 508-513.
[91] Sanjoy Baruah and J.Goossens, 'Rate-monotonic scheduling on uniform multiprocessors'. Proceedings of the Twenty-Third International Conference on Distributed Computing Systems, pp. 360-366, Providence, Rhode Island. May 2003. IEEE Computer Society Press.
[92] A. Basheer and G. Manimaran, Combined scheduling of hard and soft real-time tasks in multiprocessor systems, in Proc. Conference on High Performance Computing (HiPC), Bangalore, India, Dec. 2003
[93] A. K. Mok. Fundamental design problems of distributed systems for the hard-real-time environment. Technical Report MIT/LCS/TR-297, Massachusetts Institute of Technology, 1983.
[94] 孙军平,盛万兴,王孙安.新一代变电站自动化网络通信系统研究.中国电机工程学报,2003年03期.
[95] Fukuda, M.; Nokubi, H, An RTOS allowing the gradual migration TRON Project Symposium, 1992. Proceedings., Ninth, 2-4 Dec. 1992 Page(s): 107-114
[96] Kumar, P.; Srivastava, M. Predictive strategies for low-power RTOS scheduling, Computer Design, 2000. Proceedings. 2000 International Conference on, 17-20 Sept. 2000. Page(s): 343-348
[97] Cofer, D.; Rangarajan, M., Formal verification of overhead accounting in an avionics RTOS, Real-Time Systems Symposium, 2002. RTSS 2002. 23rd IEEE, 3-5 Dec. 2002 Page(s): 181-190
[98] A. Gerstlauer, H. Yu, and D. Gajski. Rtos modeling for system level design. In Proceedings of Design,Automation and Test in Europe, March 2003.
[99] VxWorks. Available: http://www.vxworks.com/.
[100] H. Tomiyama et al. Modeling fixed-priority preemptive multi-task systems in SpecC. In SASIMI, October
[101] G. Hasegawa, T. Terai, T. Okamoto and M. Murata, "Scalable socket buffer tuning for high-performance Web servers," Proc. of IEEE ICNP 2001, pp. 281-289, Nov. 2001.
[102] Jeff Chase, Andrew Gallatin, and Ken Yocum. End-System Optimizations for High-Speed TCP in: IEEE Communication.2001, 39 (4): 312-316.
[103] Dolphin Interconnect Solutions Inc, PMC-64/66 - Transparent Memory-mapped Link for PMC, http://www.dolphinics.com/products/ hardware/pmc64.html.
[104] J. Goossens, S. Funk and S. Baruah, 'Real-Time scheduling on multiprocessors', in the proceedings of the 10th International conference ob real-time systems (RTS'2002), pp. 189-204.
[105] ANDERSSON, B., BARUAH, S., AND JANSSON, J. Static-priority scheduling on multiprocessors. In Proceedings of the IEEE Real-Time Systems Symposium (December 2001), IEEE Computer Society Press, pp. 193-202.
[106] J Goossens, Raymond Devillers and Shelby Funk 'Tie-breaking for EDF on multiprocessor platforms', Proceedings of the 23rd IEEE Real-time systems symposium (Work-in-progress Session), Austin, Texas, 3-5 December 2002