用户名: 密码: 验证码:
漏电保护器专用芯片的设计与标准研究
详细信息    本馆镜像全文|  推荐本文 |  |   获取CNKI官网全文
摘要
随着我国经济的迅速发展,人民生活水平的显著提高,家用电器和工业电器的数量迅速增加,人们的日常生活与工作已经离不开各种各样的电气设施与电子装备,这使得人们对用电的安全性和供电的可靠性方面提出了更高的要求。作为保护用户人身安全的漏电保护器,得到了空前广泛的使用。但是,目前市场上主流的漏电保护器采用的是进口芯片(如日本三菱公司的M54123)。该类芯片由于在适用标准及设计思想方面的原因,并不适合中国现有的输电线路状况,导致在实际的运行中误动作频繁,影响了漏电保护器的实际投运率。近年来虽然也有一些国产芯片(如FM54123)替代进口芯片以降低保护器成本,但都是进口芯片的仿制品,不但没有自主知识产权,而且仍然存在抗干扰能力弱等诸多进口芯片同样的问题。因此国内市场亟需一款自主研发、适应中国国情的漏电保护专用芯片。
     本论文对漏电保护器的国际标准和中国国家标准进行了深入研究,通过对国际标准和中国国家标准中关键指标参数的比较和分析,结合输电线路上干扰信号的特点,从理论上解释了进口芯片不适应中国现有输电线路的原因,并在符合中国国家标准的前提下,提出了在直接接触保护中引入10毫秒不驱动时间的抗干扰方法等,并在芯片中一一加以实现。
     本论文设计了HH系列漏电保护器专用集成电路芯片,其中包括HH-1家用漏电保护器专用集成电路和HH-2总级漏电保护器专用集成电路两块芯片,两块芯片配合使用,可以构成末级-中级-总级三级保护,芯片的主要优点和创新点包括:
     1.抗干扰能力强。通过对输电线路上的干扰信号的观察和分析,总结出电网干扰信号的规律,并有针对性地采取抗干扰措施,如引入10毫秒不驱动时间、尖峰脉冲滤除、信号连续性检测及引入固定延时等创新的抗干扰方法。
     2.延时精度高。采用高精度可微调内置振荡器,可获得精确的振荡频率,并利用数字模块产生延时,有效地提高了延时的精确度,使得多级保护之间的匹配更加方便。
     3.可编程应用。HH-1芯片通过编程可以在直接接触用的一般型和间接接触用的S型之间进行切换;HH-2芯片通过编程可以切换触发阈值电压的范围。通过编程使用可以大大提高芯片适用的范围和应用的灵活性
     4.多功能、低功耗。在基本的漏电保护功能之外,HH-1芯片集成了过电压保护功能,HH-2芯片集成了自动重合闸功能,丰富了芯片的应用。HH-1芯片的功耗仅为1.75mW,HH-2芯片的功耗仅为2mW,不到进口M54123芯片功耗的十分之一。
     HH系列芯片参加了由上海集成电路中心组织的MPW(多项目晶圆)计划,采用无锡上华0.6um混合信号CMOS工艺进行流片,并对芯片进行封装与测试,测试结果理想,达到了设计所要求的全部功能和性能指标。并通过了包括电磁兼容测试在内的第三方检测认证,获得了合格的用户使用报告。
With the development of China's economics, people's standard of living has been greatly improved, The amount of household appliances and industrial appliances increases rapidly, people have been inseparable from a wide variety of electrical appliances in their daily life, thus caring more and more about safety and stability of electricity. And now, the residual current circuit breaker which can protect people's life is widely used. However, most of the residual current circuit breakers now used in the China's market are not designed under China's National Standard, these imported chips are not suitable for China's electrical transmission line and always show a high rate of nuisance tripping which seriously impacts the installation rate of residual current protector. Nevertheless, there is no improved chip now in China to substitute the imported one. And such situation necessitates a good performance chip under Chinese electrical condition.
     Both international and Chinese standards about residual current protector have been intensively studied in this paper. The reason why imported chip is not suitable for China's electrical transmission line is theoretically explained through detailed comparison and analysis of the key index parameters between international standard and China's national standard, and this paper also present a novel anti-interference method by employing 10ms non-actuating time during direct contact protection in accordance with China's national standard. Such effective method has been implemented in our chips successfully.
     The HH series residual current protector ASIC including HH-1 household leakage protector and HH-2 general-level leakage protector have been designed in this paper. Co-use of the two chips can supply user-middle-main step protection. The main advantages of such chips are shown below:
     1. Strong anti-interference ability. The regularity of electrical disturbance signal has been concluded through observation and analysis of such interference. Several novel anti-interference methods has been employed, such as introduction of 10ms non-actuating time, filtering of peak pulse, detection of signal continuity and adopting constant delay.
     2. High precision delay. By using high precise fine adjustable internal oscillator, we can get high precise oscillation frequency. We can also effectively improve the delay accuracy through the utilization of digital module, thus, matching among several application levels becomes more convenient.
     3. Programmable application. HH-1 chip can switch between normal direct contact and indirect S type through programming; HH-2 chip can also achieve different threshold voltage range by programming. Such programmable technology has greatly improved the chip's scope of application as well as flexibility.
     4. Multifunction and low power. Over voltage protection is integrated in HH-1 chip and reclosing function is implemented in HH-2 which can enrich its application. The power dissipation of HH-1 is only 1.75mW and that of HH-2 is 2mW, which is only ten percent of m54123's power comsumption.
     HH series chips joined the MPW (multi-project wafer) plan laughed by Shanghai Integrated Circuit Center and were implemented in WuXi Shanghua 0.6um mix-signal process. The chips are tested after fabrication and encapsulation, and the test result is excellent which indicates all the parameters of the chip meet the specifications. The chips pass the third-party certification including Electromagnetic Compability (EMC) test, and acquire qualified user's report.
引文
[1]霍宏烈,郭行干,张继庚,我国农村剩余电流动作保护器发展的回顾与展望——剩余电流动作保护器专家组主题报告之一,http://www.zhitianming.cn/z hitianming/97/390.html,2003.
    [2]李家贤,周文成,滕松林,农村电网的漏电保护方式及其装置的选择——剩余电流动作保护器专家组主题报告之三,http://www.asklight.com/Article/Fo lder9/200746/62650.Html,2003.
    [3]王剑明,赵靖,国内外剩余电流动作保护器的发展动向[J].上海劳动保护技术,1999,(4):37.
    [4]周积刚,王云香,剩余电流动作保护器的分类、性能参数及发展趋势——剩余电流动作保护器专家组主题报告之四,http://www.zhitianming.cn/zhitianming /25/400.html,2003.
    [5]潘海峰,总级多功能漏电保护芯片的全定制设计,硕士论文,浙江大学,2006.
    [6]Robert L.LaRocea,Personnel Protection Devices for Use on Appliances[J].IEEE Transactions on Industry Applications,1992,(1):p233-238.
    [7]彭韻淇,发电厂接地安全系统评估,硕士论文,国立云林科技大学,2006.
    [8]GBl3870.1-1992,电流通过人体的效应 第一部分:常用部分,国家标准,1992.
    [9]Standard for Ground-Fault Circuit Interrupters(UL943),American Standard,2006.
    [10]GB6829-1995,剩余电流动作保护器的一般要求,国家标准,1995.
    [11]GBl6916.1-2003,家用和类似用途的不带过电流保护的剩余电流动作断路器(RCCB)第1部分:一般规则,国家标准,2003.
    [12]GB13955-1992,漏电保护器安装和运行,国家标准,1992.
    [13]DL/T736-2000,剩余电流动作保护器农村安装运行规程,国家标准,2000.
    [14]Ron Hogervorst,John P.Tero,Ruud G.H.Eschauzier,et al.,A Compact Power-Efficient 3V CMOS Rail-to-Rail Input/Ouput Operational Amplifier for VLSI Cell Libraries,IEEE Journal of Solid-State Circuits,1994:p 1505-1513.
    [15]Philip E.Allen,Douglas R.Holberg,CMOS集成电路设计(英文版).电子工业出版社,2002.
    [16]毕查德 拉扎维,模拟CMOS集成电路设计.西安交通大学出版社,2003.
    [17]Ooishi Tsukasa,A mixed mode voltage down converter with impedance adjustment circuitry for low-voltage high-frequency memories[J].IEEE Journal of Solid-State Circuit,1996,31(4):575.
    [18]Jou S J,Chen T L,On-chip voltage down converter for LP/LV digital system.IEEE International Symposium on Circuits and System,1997,3:1996.
    [19]Jan M.Rabaey,数字集成电路设计透视,清华大学出版社,1998.
    [20]0.6um DPDM Mask Tooling Information,无锡华润上华半导体有限公司,2006.
    [21]Alan Hastings,The Art of Analog Layout,Prentice Hall,2001.
    [22]GBl7626.5-1999,电磁兼容 试验和测量技术 浪涌(冲击)抗扰度试验,国家标准,1999.
    [23]GBl7626.4-1998,电磁兼容 试验和测量技术 电快速瞬变脉冲群抗扰度试验,国家标准,1998.

© 2004-2018 中国地质图书馆版权所有 京ICP备05064691号 京公网安备11010802017129号

地址:北京市海淀区学院路29号 邮编:100083

电话:办公室:(+86 10)66554848;文献借阅、咨询服务、科技查新:66554700