基于动态频率补偿的LDO电路设计

详细信息    查看全文 | 推荐本文 |

英文篇名：Design of LDO Circuit Based on DynamicFrequency Compensation 作者：牛刚刚 ; 李威 ; 刘文韬 ; 翟亚红 英文作者：NIU Ganggang;LI Wei;LIU Wentao;ZHAI Yahong;State Key Laboratory of Electronic Thin Films and Integrated Devices,University of Electronic Science and Technology of China;The 24thInstitute of China Electronics Technology Group Corporation; 关键词：动态频率补偿 ; 电流镜 ; 零极点 ; 频率特性 ; 相位裕度 ; 稳定性 英文关键词：dynamic frequency compensation;;current mirror;;zeros and poles;;loop compensation;;phase margin;;stability 中文刊名：DZKK 英文刊名：Electronic Science and Technology 机构：电子科技大学电子薄膜与集成器件国家重点实验室;中国电子科技集团第二十四研究所; 出版日期：2019-02-15 出版单位：电子科技 年：2019 期：v.32;No.353 基金：电子元器件可靠性物理及其应用技术重点实验室开放基金(ZHD201601)~~ 语种：中文; 页：DZKK201902014 页数：5 CN：02 ISSN：61-1291/TN 分类号：65-69

摘要

文中提出了一种基于动态频率补偿技术的LDO电路。通过添加电压缓冲器,提高了LDO的环路增益和瞬态响应特性。该电路通过电流镜采样调整管电流,使主极点频率与第三极点频率随负载电流的改变而产生相同倍数的变化,克服了LDO零极点随负载变化而导致环路稳定性变差的问题。文中设计采用中电二十四所HC12. BJT工艺,利用Spectre仿真工具进行仿真,研究了不同负载电流下该LDO的频率特性及其稳定性问题。仿真结果表明,该电路在10μA～100 m A负载电流的变化范围内,LDO环路的相位裕度保持在50°～70°之间,证明提出的LDO调整器具有良好的稳定性。
        This paper presented a LDO circuit based on dynamic frequency compensation. The LDO loop gain and transient-response characteristics were improved by adding a voltage buffer. The circuit used a current mirror to sample the current of pass transistor,making the frequency of the main pole and the third pole present the same change with the load current. With this method,the problem of loop stability caused by LDO's zeros and poles changing with load current was overcome. Based on CETC 24 thInstitute's HC12 BJT technology and simulation conducted by Spectre,the LDO's frequency characteristic under different load current was studied. The simulation results demonstrated that the LDO loop had a phase margin of 50° to 70° when load current varied from 10 μA to 100 m A,proving the good stability of the proposed LDO regulator.

引文

[1]刘牮,刘振.开关电源中传导干扰的抑制措施[J].电子科技,2016,29(10):29-32.Liu Jian,Liu Zhen.Suppression of conductive interference in switch mode power supply[J].Electronic Science and Technology,2016,29(10):29-32.
    [2]Yin J Q,Huang S,Duan Q Z,et al.An 800 m A load current LDO with wide input voltage range[C].Chengdu:Circuits,Devices and Systems,2017.
    [3]何光旭,马文超,王彬.输出电容对LDO稳定性影响分析[J].电子与封装,2017,17(8):29-32.He Guangxu,Ma Wenchao,Wang Bin.Analysis of effect of output capacitor on LDO stability[J].Electronics&Packaging,2017,17(8):29-32.
    [4]Qu X,Zhou Z K,Zhang B.Ultralow-power fast-transient output-capacitor-less low-dropout regulator with advanced adaptive biasing circuit[J].Circuits Devices&Systems LET,2015,9(3):172-180.
    [5]程立,黄鲁.一种高性能无片外电容型LDO设计[J].微电子学与计算机,2017,34(10):119-122.Cheng Li,Huang Lu.Design of a high performance outputcapacitorless LDO[J].Microelectronics&Computer,2017,34(10):119-122.
    [6]杨学硕,陆铁军,宗宇.一种极低静态电流LDO线性稳压器的设计[J].现代电子技术,2015,38(20):125-128.Yang Xueshuo,Lu Tiejun,Zong Yu.Design of ultra low quiescent current LDO[J].Modern Electronics Technologe,2015,38(20):125-128.
    [7]Woo Y H,Mak K H,Leung K N.A full-load hybrid compensated LDO with output capacitance range of 0 to 1μF[C].Taiwan:Electron Devices and Solid-State Circuits,2017.
    [8]Manikandan P,Bindu B.A capacitor-less Low-Dropout Regulator(LDO)architecture for wireless application[C].Chennai:Nextgen Electronic Technologies:Silicon to Software,2017.
    [9]胡云斌,周勇,胡永贵,等.一种有源零点补偿的片上LDO设计[J].微电子学,2017,47(3):326-329.Hu Yunbin,Zhou Yong,Hu Yonggui,et al.Design of an on-chip LDO with active zero compensation[J].Microelectronics,2017,47(3):326-329.
    [10]Fan S,Li H,Guo Z,et al.A 5.2μA quiescent current LDOregulator with high stability and wide load range for CZT detectors[J].IEEE Transactions on Nuclear Science,2017(99):1-9.
    [11]曹正州,江燕,张旭东,等.基于零极点追踪的高稳定性片内LDO电路设计[J].电子与封装,2017,17(6):19-22.Cao Zhengzhou,Jiang Yan,Zhang Xudong,et al.Design of a highly stable Chip-in LDO circuit based on Pole-Zero tracking frequency compensation[J].Electronics&Packaging,2017,17(6):19-22.
    [12]刘忠超,张雨.一种动态零点补偿的LDO线性稳压器设计[J].电子质量,2017,12(1):77-79.Liu Zhongchao,Zhang Yu.Design of a dynamic zero compensation low-dropout regulator[J].Electronics Technology&Quality Engineering,2017,12(1):77-79.
    [13]胡云斌,胡永贵,周前能.一种缓冲器阻抗动态调整的LDO[J].微电子学,2017,47(6):739-742.Hu Yunbin,Hu Yonggui,Zhou Qianneng.An LDO with buffer impedance dynamic adjustment[J].Microelectronics,2017,47(6):739-742.
    [14]任志德,郭春生,林平分.带有阻抗衰减缓冲的高性能LDO的设计[J].微电子学,2015,45(2):225-227,232.Ren Zhide,Guo Chunsheng,Lin Pingfen.Design of highperformance LDO with buffer impedance attenuation[J].Microelectronics,2015,45(2):225-227.
    [15]Lim Y,Lee J,Song S,et al.An external Capacitor-less Ultralow-dropout regulator using a Loop-gain stabilizing technique for high Power-supply rejection over a wide range of load current[J].IEEE Transactions on Very Large Scale Integration(VLSI)Systems,2017,25(11):3006-3018.
    [16]周朝阳,冯全源.一种加入动态补偿电路的快速响应LDO设计[J].半导体技术,2015,40(10):739-743.Zhou Chaoyang,Feng Quanyuan.Design of a fast response LDO with the dynamic compensation circuit[J].Semiconductor Technology,2015,40(10):739-743.