FPGA时序结构的LBT变换控制器设计
|
摘要
JPEG XR编码算法中重叠双正交变换(LBT)传统的FPGA实现都是基于线性提升结构,无时序约束,存在亚稳态、码流不受控等问题。为此,设计了一种基于FPGA时序结构的LBT变换控制器,该设计采用混合状态机,将LBT变换算子设计为时序控制结构的数据处理模块。数据处理模块通过握手信号与前后控制模块进行指令通信,并根据指令进行相应的数据处理。为了节省FPGA内部存储空间,该设计采用单RAM循环结构,由通道选择器来切换各个控制模块与RAM之间的通道。各个控制模块根据数据处理模块反馈的应答指令实时计算图像数据的地址,交叉对RAM进行读写操作。实验结果表明,该控制器实现了对LBT变换的FPGA时序约束,处理后的图像与MATLAB仿真图像基本一致,达到了预期目的。
For the lapped bi-orthogonal transform(LBT) in JPEG XR encoding algorithm, the traditional implement method is always using linear lift structure which has no timing constraint, and it could cause some problems such as metastable state, uncontrolled code flow. Therefore, a LBT transform controller based on FPGA ′ s timing structure has been designed. In this design, mixed state machines is used to make the LBT transform operators to be data dealing modules that are timing-controlling-structure. The data dealing modules communicates with front and back controlling modules through handshake signals, and processes data according to relevant instructions. Single RAM cycle structure is used in the design, so that it can save FPGA internal storage space. The chan-nels between each controlling modules and RAM are switched via channel chooser. Each controlling module computes addresses of image data in real time and reads or writes the RAM crossways on the basis of the feedback instructions of data dealing modules.Experimental results show that the controller has realized FPGA timing constraint on LBT transform, and the images processed by it are almost same to the results on MATLAB. This design has achieved desired goals.
For the lapped bi-orthogonal transform(LBT) in JPEG XR encoding algorithm, the traditional implement method is always using linear lift structure which has no timing constraint, and it could cause some problems such as metastable state, uncontrolled code flow. Therefore, a LBT transform controller based on FPGA ′ s timing structure has been designed. In this design, mixed state machines is used to make the LBT transform operators to be data dealing modules that are timing-controlling-structure. The data dealing modules communicates with front and back controlling modules through handshake signals, and processes data according to relevant instructions. Single RAM cycle structure is used in the design, so that it can save FPGA internal storage space. The chan-nels between each controlling modules and RAM are switched via channel chooser. Each controlling module computes addresses of image data in real time and reads or writes the RAM crossways on the basis of the feedback instructions of data dealing modules.Experimental results show that the controller has realized FPGA timing constraint on LBT transform, and the images processed by it are almost same to the results on MATLAB. This design has achieved desired goals.
引文
[1]祁志恒,姜喆,张为.基于ADV212的雷达图像压缩传输系统[J].电子技术应用,2015,41(11):78-80,84.
[2]张慧慧.基于FPGA的JPEG压缩编码器的设计与实现[D].太原:中北大学,2017.
[3]刘致远,陈耀武.基于主观质量的JPEG XR量化参数选择[J].计算机工程,2014,40(1):239-245.
[4]HORVATH K,ST魻GNER H,UHL A.Effects of JPEG XRcompression settings on iris recognition systems[C].Computer Analysis of Images and Patterns,International Conference,Caip 2011,Seville,Spain,August 29-31,2011,Proceedings.DBLP,2011:73-80.
[5]PAN C,CHIEN C,CHAO W,et al.Architecture design of full HD JPEG XR encoder for digital photography applications[J].IEEE Transactions on Consumer Electronics,2008,54(3):963-971.
[6]邬春明,焦龙龙,张金强.基于图像纹理特征的JPEG-XR帧内预测技术[J].东北师大学报(自然科学),2016(1):54-59.
[7]IIDA K,KOBAYASHI H,KIYA H.Secure identification based on fuzzy commitment scheme for JPEG XR images[C].Signal Processing Conference.IEEE,2016:968-972.
[8]ZHONG G,CHENG L,CHEN H.Integer lapped biorthogonal transform[C].International Conference on Image Processing.IEEE,2001:471-474.
[9]MALVAR H S.Lapped biorthogonal transforms for transform coding with reduced blocking and ringing artifacts[C].IEEEInternational Conference on Acoustics,Speech,and Signal Processing.IEEE,1997:2421-2424.
[10]YU L.Evaluating and implementing JPEG XR opti mized for video surveillance[D].Sweden:Link觟pings University,2010.
[11]SUZUKI T,YOSHIDA T.Lower complexity lifting structures for hierarchical lapped transforms highly compatible with JPEG XR standard[J].IEEE Transactions on Circuits&Systems for Video Technology,2017,27(12):2652-2660.
[2]张慧慧.基于FPGA的JPEG压缩编码器的设计与实现[D].太原:中北大学,2017.
[3]刘致远,陈耀武.基于主观质量的JPEG XR量化参数选择[J].计算机工程,2014,40(1):239-245.
[4]HORVATH K,ST魻GNER H,UHL A.Effects of JPEG XRcompression settings on iris recognition systems[C].Computer Analysis of Images and Patterns,International Conference,Caip 2011,Seville,Spain,August 29-31,2011,Proceedings.DBLP,2011:73-80.
[5]PAN C,CHIEN C,CHAO W,et al.Architecture design of full HD JPEG XR encoder for digital photography applications[J].IEEE Transactions on Consumer Electronics,2008,54(3):963-971.
[6]邬春明,焦龙龙,张金强.基于图像纹理特征的JPEG-XR帧内预测技术[J].东北师大学报(自然科学),2016(1):54-59.
[7]IIDA K,KOBAYASHI H,KIYA H.Secure identification based on fuzzy commitment scheme for JPEG XR images[C].Signal Processing Conference.IEEE,2016:968-972.
[8]ZHONG G,CHENG L,CHEN H.Integer lapped biorthogonal transform[C].International Conference on Image Processing.IEEE,2001:471-474.
[9]MALVAR H S.Lapped biorthogonal transforms for transform coding with reduced blocking and ringing artifacts[C].IEEEInternational Conference on Acoustics,Speech,and Signal Processing.IEEE,1997:2421-2424.
[10]YU L.Evaluating and implementing JPEG XR opti mized for video surveillance[D].Sweden:Link觟pings University,2010.
[11]SUZUKI T,YOSHIDA T.Lower complexity lifting structures for hierarchical lapped transforms highly compatible with JPEG XR standard[J].IEEE Transactions on Circuits&Systems for Video Technology,2017,27(12):2652-2660.