用户名: 密码: 验证码:
High-Speed Planar GaAs Nanowire Arrays with fmax > 75 GHz by Wafer-Scale Bottom-up Growth
详细信息    查看全文
文摘
<title> High-Speed Planar GaAs Nanowire Arrays with fmax > 75 GHz by Wafer-Scale Bottom-up Growth - Nano Letters (ACS Publications) title> the substrate. For a planar GaAs NW array-based HEMT with 150 nm gate length and 2 V drain bias, the on/off ratio (ION/IOFF), cutoff frequency (fT), and maximum oscillation frequency (fmax) are 104, 33, and 75 GHz, respectively. By characterizing more than 100 devices on a 1.5 脳 1.5 cm2 chip, we prove chip-level electrical uniformity of the planar NW array-based HEMTs and verify the feasibility of using this bottom-up planar NW technology for post-Si large-scale nanoelectronics." /> class="journal article pod">
Log In Register class="logo" href="/action/clickThrough?id=317640&url=%2F&loc=%2Fdoi%2Fabs%2F10.1021%2Fnl503596j&pubId=419762264" title="ACS Publications Home"> ACS Journals | ACS ChemWorx | ACS eBooks | ACS Style Guide | C&EN Archives | Subscribe | class="help">Help title="ACS Publications Home"> title="Advanced Search" href="/search/advanced" id="qsAdvanced">Advanced Search
Digital Object Identifier (DOI)

Select a CAS section from the 5 main topical divisions below:

class="close" href="#" onclick="toggleQS('search'); return false;"> title="Journal Home Page">

Letter

class="articleTitle">High-Speed Planar GaAs Nanowire Arrays with fmax > 75 GHz by Wafer-Scale Bottom-up Growth

Xin Miaoclass="NLM_x"> class="NLM_xref-aff">鈥?/sup>
class="ref" href="#notes-1">class="NLM_x">, Kelson Chabakclass="NLM_x"> class="NLM_xref-aff">鈥?/sup>class="NLM_xref-aff">鈥?/sup>class="ref" href="#notes-1">class="NLM_x">, Chen Zhangclass="NLM_x"> class="NLM_xref-aff">鈥?/sup>class="NLM_x">, Parsian K. Mohseniclass="NLM_x"> class="NLM_xref-aff">鈥?/sup>class="NLM_x">, Dennis Walkerclass="NLM_x"> class="NLM_x">, Jr.class="NLM_xref-aff">鈥?/sup>class="NLM_x">, and Xiuling Liclass="NLM_x"> class="ref" href="#cor1">*class="NLM_xref-aff">鈥?/sup>class="NLM_x"> 鈥?/sup> Microand Nanotechnology Laboratory, class="institution">Universityof Illinois Urbana鈭扖hampaign, 208 N. Wright Street, Urbana, Illinois 61801, class="country">UnitedStates鈥?/sup> class="institution">AirForce Research Laboratory, Sensors Directorate, 2241 Avionics Circle, Wright-PattersonAir Force Base, Ohio 45433, class="country">United StatesNano Lett., class="citation_year">2015, class="citation_volume">15 (5), pp 2780–2786DOI: 10.1021/nl503596jPublication Date (Web): December 10, 2014Copyright 漏 2014 American Chemical Society*E-mail: mailto:xiuling@illinois.edu">xiuling@illinois.edu.

Abstract

Wafer-scale defect-free planar III鈥揤 nanowire (NW) arrays with 鈭?00% yield and precisely defined positions are realized via a patterned vapor鈥搇iquid鈥搒olid (VLS) growth method. Long and uniform planar GaAs NWs were assembled in perfectly parallel arrays to form double-channel T-gated NW array-based high electron mobility transistors (HEMTs) with DC and RF performance surpassing those for all field-effect transistors (FETs) with VLS NWs, carbon nanotubes (CNTs), or graphene channels in-plane with the substrate. For a planar GaAs NW array-based HEMT with 150 nm gate length and 2 V drain bias, the on/off ratio (ION/IOFF), cutoff frequency (fT), and maximum oscillation frequency (fmax) are 104, 33, and 75 GHz, respectively. By characterizing more than 100 devices on a 1.5 脳 1.5 cm2 chip, we prove chip-level electrical uniformity of the planar NW array-based HEMTs and verify the feasibility of using this bottom-up planar NW technology for post-Si large-scale nanoelectronics.

© 2004-2018 中国地质图书馆版权所有 京ICP备05064691号 京公网安备11010802017129号

地址:北京市海淀区学院路29号 邮编:100083

电话:办公室:(+86 10)66554848;文献借阅、咨询服务、科技查新:66554700